

FIG. 1
(Prior Art)





FIG. 2
(Prior Art)



100
FIG. 3




Fig. 4




Fig. 5




FIG. 6A





Fig. 6B




FIG. 7A




FIG. 7B




FIG. 7C




FIG. 7D




FIG. 7E




Fig. 8.




FIG. 9

FIG. 10 is a block diagram of a system 200 for processing image data. The system 200 includes a control processor 102, a plurality of graphics processors 104A, 104B, 104C, and 104D, a merge unit 106A, a local sync unit 108A, a core sync unit 108N, and a core merge unit 106N. The control processor 102 is connected to the graphics processors 104A, 104B, 104C, and 104D via a bus 126. The graphics processors 104A, 104B, 104C, and 104D are connected to the merge unit 106A via a bus 127. The merge unit 106A is connected to the local sync unit 108A via a bus 100A. The local sync unit 108A is connected to the core sync unit 108N via a bus 100B. The core sync unit 108N is connected to the core merge unit 106N via a bus 100C. The core merge unit 106N is connected to the combined frame image data output via a bus 100D. The core merge unit 106N is also connected to the control processor 102 via a bus 131.





FIG. 10






Fig. 12




FIG. 13A




FIG. 13B




FIG. 14




FIG. 15




FIG. 16




FIG. 17




Fig. 18




FIG. 19




FIG. 20




FIG. 21A




FIG. 21B